


Tutorial 8 (SOLUTIONS)

NOTE THAT THERE ARE OTHER POSSIBLE SOLUTIONS TOO ...



e: Use Karnaugh Maps to find logic expressions for D






 $\begin{array}{c} \text{module abff (input clk, a, b, output reg q);} \\ \text{wire d;} \\ \text{always @ (posedge clk) begin} \\ \text{q <=d;} \\ \text{end} \\ \text{assign d = (~b \& ~q) | (~a \& q);} \\ \text{endmodule} \end{array}$

Question 2


1) Functional Block Diagram





2) Next State Table


Current State				Next State				
Q3	Q2	Q1	Q0	Q3+/D3	Q2+/D2	Q1+/D1	Q0+/D0	
0	0	0	1	0	0	1	0	
0	0	1	0	0	1	0	0	
0	1	0	0	1	0	0	0	
1	0	0	0	0	0	0	1	
	Other States			X	X	X	X	

3) Combinational Circuit











4) Circuit Realization




As can be seen above, the circuit realization does not require any additional logic gates. Due to the way the flip flops are connected, the bits in the counter *shift* to the right every active clock edge. This circuit is also known as a ring counter, or a shift register (where the last stage connected to the first). The operation is illustrated as below.




Due to the simple circuit, a tradeoff is that the counter needs to be initialized to a value of 0001, 0010, 0100 or 1000 in order to operate correctly. If the counter is initialized to other values instead (for example 0000), it would not behave as a 1,2,4,8... counter.

Question 3

State Diagram



4 mode 2-bit counter



The next state table is:

\mathbf{X}_{1}	\mathbf{X}_{0}	\mathbf{Q}_{1}	Q ₀	Q ₁ ⁺	Q_0^+
				$/\mathbf{D}_1$	$/\mathbf{D}_0$
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	1	0
0	0	1	1	1	1
0	1	0	0	0	1
0	1	0	1	1	0
0	1	1	0	1	1
0	1	1	1	0	0
1	0	0	0	1	1
1	0	0	1	0	0
1	0	1	0	0	1
1	0	1	1	1	0
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	0	0
1	1	1	1	0	0

X_1X_0	Q_1Q_0	00	01	11	10
	00_	0	1	1	0
	01	1	0	0	1
	11_	0	0	0	0
	10_	1	0	0	1

$$D_0 = Q_0 \overline{X_1} \overline{X_0} + \overline{X_1} X_0 \overline{Q_0} + X_1 \overline{X_0} \overline{Q_0}$$

	Q_1Q_0		01		
X_1X_0	- "	00		11	10
	00	0	0	1	1
	01	0	1	0	1
	11	0	0	0	0
	10	1	0	1	0

$$D_1 = \overline{Q_1} \, Q_0 \, \overline{X_1} \, X_0 + \overline{Q_1} \, \overline{Q_0} \, X_1 \, \overline{X_0} + \overline{X_1} \underline{Q_1} \, \overline{Q_0} + \underline{Q_1} \underline{Q_0} \, \overline{X_0}$$

